This is an executable semantics that may be used both as a Verilog simulatorand a tool for exploring the inherent concurrency of Verilog designs. Reading the semantics can also lead to a deeper understanding of Verilog, as presented in the IEEE 1364 standard This directory contains several files.